


Q1- Answer the following questions (Total 38 marks)

a- What are the importances of using memory hierarchy? (2 marks)

~~Define which~~  
Determine the speed and time for each memory  
In addition to the ~~cost~~ cost. (2)

b- Draw a block diagram of memory hierarchy used in modern computers. (4 marks)



c- What are the components of the datapath? (3 marks)

- bus
- Source, Destination
- Control signal (Read/Write)

d- The RTN description of the processor state for a simple RISC computer, SRC is: (5 marks)

RTN	Description
$PC < 31 \dots 0 \rangle$	Program counter 32 bits
$IR < 31 \dots 0 \rangle$	Instruction Register 32 bits
$R[0 \dots 31] < 31 \dots 0 \rangle$	32 Registers each 32 bits
$M[0 \dots 2^{32}-1] < 7 \dots 0 \rangle$	Main Memory 7 bits $\times 2^{32}-1$
Start	

e- Instruction interpretation and execution in SRC computer can be described using the abstract RTN as: (4 marks)

RTN	Description
$\text{run} \leftarrow \text{start} \rightarrow \text{run} \leftarrow 1$	Set run
$IR \leftarrow PC : PC \leftarrow PC + 4$	increment PC and move Instruction into IR

f- The RTN for the SPARC memory is: (6 marks)

RTN	Description
$M[0 \dots 2^{32}-1] < 31 \dots 0 \rangle$	

g- The RTN of the MC68000 processor state is:

(3 marks)

RTN	Description

h- Describe in words the difference between the two addressing modes in RTN as follows: (4 marks)

i-  $M[M[x+R[a]]]$

The Address that is a combination of  $x$  and value of  $Ra$  is ~~the~~ and located in the memory, contains the address we want.

ii-  $M[M[x]+R[a]]$

address located in location  $x$  added with value of  $Ra$  gives the address we want.

i- What are the components of ISA? (3 marks)

1- Instruction set

2- Machine memory

3- ~~AR~~ Registers that are programmer accessible

j- We have the following information before executing the instruction: (4 marks)

1- PC = 4000

2- R[1] = 100

3- R[2] = 6000

4- R[3] = 32

Assume we are executing the instruction  $\text{brlhz } r1, r2, r3$  what is the value of the registers:

1- PC = 6000

2- R[1] = 4000

3- R[2] = 6000

4- R[3] = 32




Q2- Answer the following:

(12 marks)

a- Answer with F or T and correct the false statement if any.

(5 marks)

1- The following addressing mode is displacement <sup>relative</sup> F



2- Serial buses transmit many bits simultaneously on many wires. T

3- Scientific/numerical applications like weather prediction, molecular modeling need integer arithmetic, high I/O. T

4- The address of the next address to be executed by the CPU is stored in the Instruction Register (IR) register. F <sup>stored in PC - program counter.</sup>

5- If ALU instructions only use registers for operands and result, machine type is load-store. T

b- Choose the correct answer:

(7 marks)

1- The Machine State is the content of:

- ☒ a. all registers in system, accessible to programmer or not
- ☐ b. registers internal to the CPU
- ☐ c. contents of registers in the memory system
- ☐ d. None of the above

<sup>/ machine memory</sup>

2- Choose the correct sentence that describe parallel bus:

- ☒ a. transmit one bit at a time
- ☐ b. does not provides a data path and control
- ☐ c. is a time-shared connection or multiplexer
- ☐ d. transmit many bits simultaneously on many wires

3- ----- is the contents of all registers and machine memory, either if they are accessible to the programmer or not.

- ☒ a. Machine State
- ☐ b. Memory State
- ☐ c. Processor State
- ☐ d. None of the above

4- Cache Memory is:

- a. Slower than main memory
- b. Slower than hard disk
- ☒ c. Faster than main memory and hard disk
- d. None of the above

5- ----- is a collection of all machine operations.

- a. Instruction set
- ☒ b. Instruction set Architecture
- c. Resources
- e. None of the above

6- Which instruction has the following interpretation?

$R[8] \leftarrow PC$ : If ( $R[1] = 0$   $PC \leftarrow R[5]$ )

- a- brzr r5, r1
- b- brlnzr r8, r5, r1.
- ☒ c- brlzt r8, r5, r1
- d- None of the above.

7- Following SRC instruction format can be used for:



- ☒ a- lar instruction
- b- ld instruction
- c- la instruction
- ☒ d- None of the above.



	100	90	80
Score - 90	10	0	10
10 - Score	-10	-10	0

Q3- Answer the following:

a- The following C++ code determines a student grade in "ASCII" based on his/her score in a Math final exam. Using SRC instructions, convert this code to an SRC assembly program. Define all the necessary variables. (7 marks)

```
int score;
int grade;
if ( score >= 90 )
    grade = 65;
else if ( score >= 80 )
    grade = 66;
else if ( score >= 70 )
    grade = 67;
else if ( score >= 60 )
    grade = 68;
else
    grade = 70;
```

```
org 0
score .dw 1
grade .dw 1
ld r2, grade
ld r1, score
sub r6, r0, score
bgt r5, r6
gradeA: st r1, r2
```

gradeA: st r1, r2

b- Consider the following expression:

$$A = [(N - Z/N) / (N * M - Z) * Y]$$

(18 marks)

i. Evaluate the following expression using:

1. Stack machine
2. Load/Store machine

Assuming that A, N, M, Y, Z are stored in memory.

Stack machine	Load/Store machine
<div>①</div> <div><div>PUSH N</div><div>PUSH Z</div><div>PUSH N</div><div>DIV</div><div>SUB</div><div>PUSH N</div><div>PUSH M</div><div>MUL</div><div>PUSH Z</div><div>SUB</div><div>PUSH Y</div><div>MUL</div><div>POP A</div></div>	<div><div>Ld r1, N</div><div>Ld r2, Z</div><div>Ld r3, M</div><div>Ld r4, Y</div><div>div r10, r2, r1</div><div>Sub r10, r1, r10</div><div>Mul r11, r1, r3</div><div>Sub r11, r11, r2</div><div>Mul r11, r11, r4</div><div>DIV r13, r10, r11</div><div>ST r13, A</div></div>

$$r_{10} = \frac{Z}{N}$$

$$r_{10} = \frac{Z}{N}$$

$$r_{11} = (N * M - Z) * Y$$

div  
Z  
1xN

7

6

8

- ii. Assuming that the machine has 128 registers, 65 instructions and memory space equal 3 Gbytes. Calculate:

Opcode specifier = 7 | Memory specifier = ~~30~~ 30 Register specifier = ~~27~~ 27 |

- iii. The instructions code size (in bits) that are needed to execute the expressions:

Code size (Stack machine) = for op only 1 byte  
for pop, push 1 byte + 3 byte = 4 bytes

$$(8 \times 4) + 5 = 37$$

Code size (accumulator machine) = Load/store code size = 37

Load/store operations = 1 + 3 + 3 = 7

Sub/mul/div = 1 + 3 + 3 + 3 = 10

$$(5 \times 7) + (6 \times 10) = 95$$

Code size = 95

PLEASE  
DON'T  
READ  
THE  
ANSWERS  
XP



Q4- Answer the following:

a- Which architecture is more suitable for pipelining (CISC or RISC) (2 marks)

RISC

b- Which of the following features are RISC and which are CISC (10 Marks)

Features	RISC	CISC
Has more semantic gap between HLL and ISA		✓
Has multiple functional unit and cache		✓
Has a small of addressing mode	✓	✓
Has no or simple instruction pipeline	✓	✓
Generate compact assembly code		✓
Has fixed instruction length	✓	✓
Has Addressing modes that encourage memory traffic		✓
Has load/store memory access	✓	✓
Has instructions that are hard to map onto modern architectures		✓
Has a Branch delays execution	✓	

c- Consider the following machines: (13 Marks)

- Machine A: Average CPI is = 4 cycles, Working frequency = 2Ghz
- Machine B: Average CPI=3 cycles, Working frequency = 2.8 Ghz

If we execute a code that has 10000 instructions on both machines; calculate:

a- Execution time for machine A

$$= IC \times CPI \times T$$

$$= 10000 \times 4 \times 2 \times 10^9 = 8 \times 10^{13}$$

b- Execution time for machine B

$$= IC \times CPI \times T$$

$$= 10000 \times 3 \times 2.8 \times 10^9 = 8.4 \times 10^{13}$$

c- The speed up of B machine over A machine

$$\text{Speed up} = \frac{(IC \times CPI \times T)_B}{(IC \times CPI \times T)_A} = \frac{8.4 \times 10^{13}}{8 \times 10^{13}} = 1.05$$